

PicoCode Map

		Low Order Byte of Address																Mnemonic	Op Code	Operand	Addressing Mode	Mnemonic	Op Code	Operand	Addressing Mode	Affected ZL CL		Instruction	
		0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F												
High Order Byte of Address	0	00 0A 00 07	00 10 00 08	00 00 04 3F													00 00 00 00	NOP	00	—	Inherent	—	—	—	—	—	—	—	No Operation
	1	04 05 D0 00	01 0C D0 40														00 0A 00 46	LDA	10	Data	Immediate	LDA	11	Data Addr	Direct		↑	—	Load Accumulator
	2	00 02 D0 00															00 0A 00 C6	—	—	—	—	BRA	20	Branch Addr	Direct		—	—	Branch Always
	3	06 85 48 00	01 08 D0 C0														00 0A 00 C6	ADD	30	Data	Immediate	ADD	31	Data Addr	Direct	No Carry	↑	↓	Add to Accumulator without Carry Latch
	4	01 08 D1 07	0D 24 F8 00														00 0A 01 00	—	—	—	—	STA	40	Data Addr	Direct		↓	—	Store Accumulator to RAM
	5	06 C5 48 00	01 0C F9 40														00 0A 01 46	ADC	50	Data	Immediate	ADC	51	Data Addr	Direct	With Carry	↑	↓	Add to Accumulator with Carry Latch
	6	00 00 00 00	00 02 D0 00														00 0A 01 82	—	—	—	—	BRZ	60	Branch Addr	Direct		—	—	Branch if Zero Latch Set
	7	06 05 30 00	01 08 D1 C0														00 0A 01 C6	SUB	70	Data	Immediate	SUB	71	Data Addr	Direct	No Carry	↓	↓	Subtract from Accumulator without Carry Latch
	8	00 00 00 00	00 02 D0 00														00 0A 02 01	—	—	—	—	BCS	80	Branch Addr	Direct		—	—	Branch if Carry Latch Set
	9	06 C5 30 00	01 08 D2 40														00 0A 02 46	SBC	90	Data	Immediate	SBC	91	Data Addr	Direct	With Carry	↑	↓	Subtract from Accumulator with Carry Latch
	A																04 05 00 00	INC	A0	—	Inherent						↑	—	Increment Accumulator
	B																04 85 78 00	DEC	B0	—	Inherent						↓	—	Decrement Accumulator
	C	04 05 D8 00	01 08 D3 00														00 0A 03 06	AND	C0	Data	Immediate	AND	C1	Data Addr	Direct	Logic	↑	—	And Data with Accumulator
	D	04 05 F0 00	01 08 D3 40														00 0A 03 46	ORA	D0	Data	Immediate	ORA	D1	Data Addr	Direct	Logic	↑	—	Or Data with Accumulator
	E	04 05 B0 00	01 08 D3 80														00 0A 03 86	EOR	E0	Data	Immediate	EOR	E1	Data Addr	Direct	Logic	↑	—	Exclusive Or Data with Accumulator
	F	02 80 98 00	02 00 98 00														00 00 03 C6	CLC	F0	—	Inherent	SEC	F1	—	Inherent		—	↓	Clear Carry Latch, Set Carry Latch

Not Implemented					
INC	A1	Data Addr	Direct	No Carry	
DEC	B1	Data Addr	Direct	No Carry	

Approvals		Date	Title:			
Drawn:			Size:		Part Number:	
Checked:					Rev.	
Approved:			Scale:		Sheet: 1 of 10	

ROM Contents

Module3

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	00	00	00													00
1	04	01														00
2	00															00
3	06	01														00
4	01	0D														00
5	06	01														00
6	00	00														00
7	06	01														00
8	00	00														00
9	06	01														00
A																04
B																04
C	04	01														00
D	04	01														00
E	04	01														00
F	02	02														00

Module2

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	0A	10	00													00
1	05	08														0A
2	02															0A
3	85	08														0A
4	08	24														0A
5	C5	08														0A
6	00	02														0A
7	05	08														0A
8	00	02														0A
9	C5	08														0A
A																05
B																85
C	05	08														0A
D	05	08														0A
E	05	08														0A
F	80	00														00







Module1

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	00	00	04													00
1	D0	D0														00
2	D0															00
3	48	D0														00
4	D1	F8														01
5	48	D1														01
6	00	D0														01
7	30	D1														01
8	00	D0														02
9	30	D2														02
A																00
B																78
C	D8	D3														03
D	F0	D3														03
E	B0	D3														03
F	98	98														03


Module0

	0	1	2	3	4	5	6	7	8	9	A	B	C	D	E	F
0	07	08	3F													00
1	00	40														46
2	00															80
3	00	C0														C6
4	07	00														00
5	00	40														46
6	00	00														82
7	00	C0														C6
8	00	00														01
9	00	40														46
A																00
B																00
C	00	00														06
D	00	40														46
E	00	80														86
F	00	00														C6












Transfer the Instruction Counter to Memory Address Register  
Increment the Instruction Counter  
Go to ROM Address 50 or 51




Transfer the Instruction Counter to Memory Address Register  
Increment the Instruction Counter  
Go to ROM Address 60 or 61




Transfer RAM data to Memory Address Register  
Go to ROM Address 50



Go to ROM Address 00



Transfer RAM data to Instruction Counter  
Go to ROM Address 00




Add Accumulator to RAM data and put in Accumulator  
Go to ROM Address 00

FETCH5 [3]


FETCH6 [3]

FETCH7 [3]







Transfer the Instruction Counter to Memory Address Register  
Increment the Instruction Counter  
Go to ROM Address 90 or 91




Subtract RAM from Accumulator minus Carry and put in Accumulator  
Go to ROM Address 00



Transfer RAM data to Memory Address Register  
Go to ROM Address 90



Increment Accumulator and put in Accumulator  
Go to ROM Address 00



Decrement Accumulator and put in Accumulator  
Go to ROM Address 00



