Go to the documentation of this file.
39 #ifdef PREINIT_SUPPORTED
43 #ifdef MikroCCoreVersion
44 #if MikroCCoreVersion >= 1
49 #include "drv_digital_out.h"
50 #include "drv_digital_in.h"
51 #include "drv_spi_master.h"
78 #define SRAM3_OPCODE_WREN 0x06
79 #define SRAM3_OPCODE_WRDI 0x04
80 #define SRAM3_OPCODE_RDSR 0x05
81 #define SRAM3_OPCODE_WRSR 0x01
82 #define SRAM3_OPCODE_READ 0x03
83 #define SRAM3_OPCODE_SECURE_READ 0x13
84 #define SRAM3_OPCODE_WRITE 0x02
85 #define SRAM3_OPCODE_SECURE_WRITE 0x12
86 #define SRAM3_OPCODE_STORE 0x08
87 #define SRAM3_OPCODE_RECALL 0x09
88 #define SRAM3_OPCODE_WRSNR 0xC2
89 #define SRAM3_OPCODE_RDSNR 0xC3
90 #define SRAM3_OPCODE_HIBERNATE 0xB9
96 #define SRAM3_PROT_NONE 0x00
97 #define SRAM3_PROT_QUART 0x04
98 #define SRAM3_PROT_HALF 0x08
99 #define SRAM3_PROT_ALL 0x0C
105 #define SRAM3_STATS_RDY_BIT 0x01
106 #define SRAM3_STATS_WEN_BIT 0x02
107 #define SRAM3_STATS_SWM_BIT 0x10
108 #define SRAM3_STATS_PDIS_BIT 0x40
114 #define SRAM3_SERIAL_LEN 0x10
115 #define SRAM3_SECURE_BUF_SIZE 0x80
132 #define SRAM3_MAP_MIKROBUS( cfg, mikrobus ) \
133 cfg.miso = MIKROBUS( mikrobus, MIKROBUS_MISO ); \
134 cfg.mosi = MIKROBUS( mikrobus, MIKROBUS_MOSI ); \
135 cfg.sck = MIKROBUS( mikrobus, MIKROBUS_SCK ); \
136 cfg.cs = MIKROBUS( mikrobus, MIKROBUS_CS ); \
137 cfg.hold = MIKROBUS( mikrobus, MIKROBUS_PWM )
pin_name_t cs
Definition: sram3.h:168
void sram3_write_serial(sram3_t *ctx, uint8_t *buf)
SRAM 3 writing number function.
void sram3_read_serial(sram3_t *ctx, uint8_t *buf)
SRAM 3 reading number function.
pin_name_t hold
Definition: sram3.h:171
SRAM 3 Click configuration object.
Definition: sram3.h:163
void sram3_disable_pdis(sram3_t *ctx)
SRAM 3 set up disable function.
spi_master_t spi
Definition: sram3.h:152
spi_master_mode_t spi_mode
Definition: sram3.h:175
pin_name_t miso
Definition: sram3.h:165
void sram3_hibernate_stop(sram3_t *ctx)
SRAM 3 changing function.
void sram3_enable_pdis(sram3_t *ctx)
SRAM 3 set up enable function.
void sram3_hold(sram3_t *ctx)
SRAM 3 changing pin state function.
spi_master_chip_select_polarity_t cs_polarity
Definition: sram3.h:176
void sram3_release_hold(sram3_t *ctx)
SRAM 3 changing pin state function.
void sram3_write_status(sram3_t *ctx, uint8_t status)
SRAM 3 writing function.
void sram3_read(sram3_t *ctx, uint32_t mem_adr, uint8_t *read_buf, uint8_t buf_size)
SRAM 3 reading data function.
SRAM 3 Click context object.
Definition: sram3.h:147
void sram3_hibernate_start(sram3_t *ctx)
SRAM 3 changing function.
void sram3_recall(sram3_t *ctx)
SRAM 3 relocation data function.
err_t sram3_init(sram3_t *ctx, sram3_cfg_t *cfg)
SRAM 3 initialization function.
pin_name_t sck
Definition: sram3.h:167
err_t sram3_secure_read(sram3_t *ctx, uint32_t mem_adr, uint8_t *read_buf, uint8_t buf_size)
SRAM 3 secure reading data function.
@ SRAM3_OK
Definition: sram3.h:186
err_t sram3_generic_read(sram3_t *ctx, uint8_t reg, uint8_t *data_out, uint8_t len)
SRAM 3 data reading function.
uint8_t sram3_read_status(sram3_t *ctx)
SRAM 3 reading function.
void sram3_store(sram3_t *ctx)
SRAM 3 relocation data function.
uint32_t spi_speed
Definition: sram3.h:174
void sram3_write(sram3_t *ctx, uint32_t mem_adr, uint8_t *write_buf, uint8_t buf_size)
SRAM 3 writing data function.
err_t sram3_generic_write(sram3_t *ctx, uint8_t reg, uint8_t *data_in, uint8_t len)
SRAM 3 data writing function.
@ SRAM3_ERROR
Definition: sram3.h:187
pin_name_t chip_select
Definition: sram3.h:154
pin_name_t mosi
Definition: sram3.h:166
uint8_t buf[10]
Definition: main.c:30
err_t sram3_secure_write(sram3_t *ctx, uint32_t mem_adr, uint8_t *write_buf, uint8_t buf_size)
SRAM 3 secure writing data function.
void sram3_protect_memory(sram3_t *ctx, uint8_t protect_range)
SRAM 3 secures memory function.
void sram3_disable_write(sram3_t *ctx)
SRAM 3 disabling writing to memory function.
void sram3_cfg_setup(sram3_cfg_t *cfg)
SRAM 3 configuration object setup function.
sram3_return_value_t
SRAM 3 Click return value data.
Definition: sram3.h:185
digital_out_t hold
Definition: sram3.h:149
void sram3_enable_write(sram3_t *ctx)
SRAM 3 enabling writing to memory function.