Go to the documentation of this file.
39 #ifdef PREINIT_SUPPORTED
43 #ifdef MikroCCoreVersion
44 #if MikroCCoreVersion >= 1
49 #include "drv_digital_out.h"
50 #include "drv_digital_in.h"
51 #include "drv_spi_master.h"
74 #define FIXED_FILTER_ADDRESS
82 #define MCP251863_FIFO_08TO15_IMPLEMENTED
83 #define MCP251863_FIFO_16TO31_IMPLEMENTED
91 #define MCP251863_FILT_08TO15_IMPLEMENTED
92 #define MCP251863_FILT_16TO31_IMPLEMENTED
100 #define CAN_INTERNAL_OSC_PRESENT
108 #define CAN_RESTRICTED_MODE_PRESENT
116 #define CAN_TXQUEUE_IMPLEMENTED
125 #define USERADDRESS_TIMES_FOUR
129 #define N_MCP2518_CTRL_REGS 5
132 #define MCP251863_MAX_TXQUEUE_ATTEMPTS 50
133 #define MCP251863_TX_REQUEST_ID 0x300
134 #define MCP251863_TX_RESPONSE_ID 0x301
136 #define MCP251863_CRCBASE 0xFFFF
137 #define MCP251863_CRCUPPER 1
138 #define MCP251863_DRV_CANFDSPI_INDEX_0 0
139 #define MCP251863_SPI_DEFAULT_BUFFER_LENGTH 96
141 #define MCP251863_ISO_CRC 1
143 #define MCP251863_MAX_MSG_SIZE 76
145 #define MCP251863_MAX_DATA_BYTES 64
147 #define MCP251863_INS_RESET 0x00
148 #define MCP251863_INS_READ 0x03
149 #define MCP251863_INS_READ_CRC 0x0B
150 #define MCP251863_INS_WRITE 0x02
151 #define MCP251863_INS_WRITE_CRC 0x0A
152 #define MCP251863_INS_WRITE_SAFE 0x0C
155 #define MCP251863_FIFO_OFFSET ( 3 * 4 )
156 #define MCP251863_FILTER_OFFSET ( 2 * 4 )
158 #ifdef CAN_TXQUEUE_IMPLEMENTED
159 #define MCP251863_REG_CITXQCON 0x050
160 #define MCP251863_REG_CITXQSTA 0x054
161 #define MCP251863_REG_CITXQUA 0x058
164 #ifdef FIXED_FILTER_ADDRESS
165 #define MCP251863_REG_CIFLTCON 0x1D0
166 #define MCP251863_REG_CIFLTOBJ 0x1F0
167 #define MCP251863_REG_CIMASK 0x1F4
169 #define MCP251863_REG_CIFLTCON ( MCP251863_REG_CIFIFOCON + ( MCP251863_FIFO_OFFSET * MCP251863_FIFO_TOTAL_CHANNELS ) )
170 #define MCP251863_REG_CIFLTOBJ ( MCP251863_REG_CIFLTCON + MCP251863_FIFO_TOTAL_CHANNELS )
171 #define MCP251863_REG_CIMASK ( MCP251863_REG_CIFLTOBJ + 4 )
174 #define MCP251863_REG_OSC 0xE00
175 #define MCP251863_REG_IOCON 0xE04
176 #define MCP251863_REG_CRC 0xE08
177 #define MCP251863_REG_ECCCON 0xE0C
178 #define MCP251863_REG_ECCSTA 0xE10
180 #define MCP251863_RAM_SIZE 2048
181 #define MCP251863_RAMADDR_START 0x400
182 #define MCP251863_RAMADDR_END ( MCP251863_RAMADDR_START + MCP251863_RAM_SIZE )
184 #define MCP251863_LOW_POWER_MODE_EN 0x08
185 #define MCP251863_LOW_POWER_MODE_DIS 0x00
186 #define MCP251863_WAKEUP_INTERR_EN 0x40
188 #define MCP251863_REG_CICON 0x000
189 #define MCP251863_REG_CINBTCFG 0x004
190 #define MCP251863_REG_CIDBTCFG 0x008
191 #define MCP251863_REG_CITDC 0x00C
193 #define MCP251863_REG_CITBC 0x010
194 #define MCP251863_REG_CITSCON 0x014
195 #define MCP251863_REG_CIVEC 0x018
196 #define MCP251863_REG_CIINT 0x01C
197 #define MCP251863_REG_CIINTFLAG MCP251863_REG_CIINT
198 #define MCP251863_REG_CIINTENABLE ( MCP251863_REG_CIINT + 2 )
200 #define MCP251863_REG_CIRXIF 0x020
201 #define MCP251863_REG_CITXIF 0x024
202 #define MCP251863_REG_CIRXOVIF 0x028
203 #define MCP251863_REG_CITXATIF 0x02C
205 #define MCP251863_REG_CITXREQ 0x030
206 #define MCP251863_REG_CITREC 0x034
207 #define MCP251863_REG_CIBDIAG0 0x038
208 #define MCP251863_REG_CIBDIAG1 0x03C
210 #define MCP251863_REG_CITEFCON 0x040
211 #define MCP251863_REG_CITEFSTA 0x044
212 #define MCP251863_REG_CITEFUA 0x048
213 #define MCP251863_REG_CIFIFOBA 0x04C
215 #define MCP251863_REG_CIFIFOCON 0x050
216 #define MCP251863_REG_CIFIFOSTA 0x054
217 #define MCP251863_REG_CIFIFOUA 0x058
250 #define MCP251863_FIFO_CH0 0
251 #define MCP251863_FIFO_CH1 1
252 #define MCP251863_FIFO_CH2 2
253 #define MCP251863_FIFO_CH3 3
254 #define MCP251863_FIFO_CH4 4
255 #define MCP251863_FIFO_CH5 5
256 #define MCP251863_FIFO_CH6 6
257 #define MCP251863_FIFO_CH7 7
259 #ifdef MCP251863_FIFO_08TO15_IMPLEMENTED
260 #define MCP251863_FIFO_CH8 8
261 #define MCP251863_FIFO_CH9 9
262 #define MCP251863_FIFO_CH10 10
263 #define MCP251863_FIFO_CH11 11
264 #define MCP251863_FIFO_CH12 12
265 #define MCP251863_FIFO_CH13 13
266 #define MCP251863_FIFO_CH14 14
267 #define MCP251863_FIFO_CH15 15
270 #ifdef MCP251863_FIFO_16TO31_IMPLEMENTED
271 #define MCP251863_FIFO_CH16 16
272 #define MCP251863_FIFO_CH17 17
273 #define MCP251863_FIFO_CH18 18
274 #define MCP251863_FIFO_CH19 19
275 #define MCP251863_FIFO_CH20 20
276 #define MCP251863_FIFO_CH21 21
277 #define MCP251863_FIFO_CH22 22
278 #define MCP251863_FIFO_CH23 23
279 #define MCP251863_FIFO_CH24 24
280 #define MCP251863_FIFO_CH25 25
281 #define MCP251863_FIFO_CH26 26
282 #define MCP251863_FIFO_CH27 27
283 #define MCP251863_FIFO_CH28 28
284 #define MCP251863_FIFO_CH29 29
285 #define MCP251863_FIFO_CH30 30
286 #define MCP251863_FIFO_CH31 31
290 #define MCP251863_FIFO_TOTAL_CHANNELS 32
292 #ifdef CAN_TXQUEUE_IMPLEMENTED
293 #define MCP251863_FIFO_FIRST_CHANNEL MCP251863_FIFO_CH1
294 #define CAN_TXQUEUE_CH0 MCP251863_FIFO_CH0
296 #define MCP251863_FIFO_FIRST_CHANNEL MCP251863_FIFO_CH0
303 #define MCP251863_FILT0 0
304 #define MCP251863_FILT1 1
305 #define MCP251863_FILT2 2
306 #define MCP251863_FILT3 3
307 #define MCP251863_FILT4 4
308 #define MCP251863_FILT5 5
309 #define MCP251863_FILT6 6
310 #define MCP251863_FILT7 7
312 #ifdef MCP251863_FILT_08TO15_IMPLEMENTED
313 #define MCP251863_FILT8 8
314 #define MCP251863_FILT9 9
315 #define MCP251863_FILT10 10
316 #define MCP251863_FILT11 11
317 #define MCP251863_FILT12 12
318 #define MCP251863_FILT13 13
319 #define MCP251863_FILT14 14
320 #define MCP251863_FILT15 15
323 #ifdef MCP251863_FILT_16TO31_IMPLEMENTED
324 #define MCP251863_FILT16 16
325 #define MCP251863_FILT17 17
326 #define MCP251863_FILT18 18
327 #define MCP251863_FILT19 19
328 #define MCP251863_FILT20 20
329 #define MCP251863_FILT21 21
330 #define MCP251863_FILT22 22
331 #define MCP251863_FILT23 23
332 #define MCP251863_FILT24 24
333 #define MCP251863_FILT25 25
334 #define MCP251863_FILT26 26
335 #define MCP251863_FILT27 27
336 #define MCP251863_FILT28 28
337 #define MCP251863_FILT29 29
338 #define MCP251863_FILT30 30
339 #define MCP251863_FILT31 31
342 #define MCP251863_FILT_TOTAL 32
348 #define MCP251863_NORMAL_MODE 0x00
349 #define MCP251863_SLEEP_MODE 0x01
350 #define MCP251863_INT_LOOP_MODE 0x02
351 #define MCP251863_LISTEN_ONLY_MODE 0x03
352 #define MCP251863_CONFIG_MODE 0x04
353 #define MCP251863_EXT_LOOP_MODE 0x05
354 #define MCP251863_CLASSIC_MODE 0x06
355 #define MCP251863_RESTRICT_MODE 0x07
356 #define MCP251863_INVALID_MODE 0xFF
362 #define MCP251863_TXBWS_NO_DELAY 0
363 #define MCP251863_TXBWS_2 1
364 #define MCP251863_TXBWS_4 2
365 #define MCP251863_TXBWS_8 3
366 #define MCP251863_TXBWS_16 4
367 #define MCP251863_TXBWS_32 5
368 #define MCP251863_TXBWS_64 6
369 #define MCP251863_TXBWS_128 7
370 #define MCP251863_TXBWS_256 8
371 #define MCP251863_TXBWS_512 9
372 #define MCP251863_TXBWS_1024 10
373 #define MCP251863_TXBWS_2048 11
374 #define MCP251863_TXBWS_4096 12
380 #define MCP251863_WFT00 0
381 #define MCP251863_WFT01 1
382 #define MCP251863_WFT10 2
383 #define MCP251863_WFT11 3
389 #define MCP251863_DNET_FILT_DISABLE 0
390 #define MCP251863_DNET_FILT_SIZE_1_BIT 1
391 #define MCP251863_DNET_FILT_SIZE_2_BIT 2
392 #define MCP251863_DNET_FILT_SIZE_3_BIT 3
393 #define MCP251863_DNET_FILT_SIZE_4_BIT 4
394 #define MCP251863_DNET_FILT_SIZE_5_BIT 5
395 #define MCP251863_DNET_FILT_SIZE_6_BIT 6
396 #define MCP251863_DNET_FILT_SIZE_7_BIT 7
397 #define MCP251863_DNET_FILT_SIZE_8_BIT 8
398 #define MCP251863_DNET_FILT_SIZE_9_BIT 9
399 #define MCP251863_DNET_FILT_SIZE_10_BIT 10
400 #define MCP251863_DNET_FILT_SIZE_11_BIT 11
401 #define MCP251863_DNET_FILT_SIZE_12_BIT 12
402 #define MCP251863_DNET_FILT_SIZE_13_BIT 13
403 #define MCP251863_DNET_FILT_SIZE_14_BIT 14
404 #define MCP251863_DNET_FILT_SIZE_15_BIT 15
405 #define MCP251863_DNET_FILT_SIZE_16_BIT 16
406 #define MCP251863_DNET_FILT_SIZE_17_BIT 17
407 #define MCP251863_DNET_FILT_SIZE_18_BIT 18
413 #define MCP251863_PLSIZE_8 0
414 #define MCP251863_PLSIZE_12 1
415 #define MCP251863_PLSIZE_16 2
416 #define MCP251863_PLSIZE_20 3
417 #define MCP251863_PLSIZE_24 4
418 #define MCP251863_PLSIZE_32 5
419 #define MCP251863_PLSIZE_48 6
420 #define MCP251863_PLSIZE_64 7
426 #define MCP251863_DLC_0 0
427 #define MCP251863_DLC_1 1
428 #define MCP251863_DLC_2 2
429 #define MCP251863_DLC_3 3
430 #define MCP251863_DLC_4 4
431 #define MCP251863_DLC_5 5
432 #define MCP251863_DLC_6 6
433 #define MCP251863_DLC_7 7
434 #define MCP251863_DLC_8 8
435 #define MCP251863_DLC_12 9
436 #define MCP251863_DLC_16 10
437 #define MCP251863_DLC_20 11
438 #define MCP251863_DLC_24 12
439 #define MCP251863_DLC_32 13
440 #define MCP251863_DLC_48 14
441 #define MCP251863_DLC_64 15
447 #define MCP251863_RX_FIFO_EMPTY 0
448 #define MCP251863_RX_FIFO_STATUS_MASK 0x0F
449 #define MCP251863_RX_FIFO_NOT_EMPTY 0x01
450 #define MCP251863_RX_FIFO_HALF_FULL 0x02
451 #define MCP251863_RX_FIFO_FULL 0x04
452 #define MCP251863_RX_FIFO_OVERFLOW 0x08
458 #define MCP251863_TX_FIFO_FULL 0
459 #define MCP251863_TX_FIFO_STATUS_MASK 0x1F7
460 #define MCP251863_TX_FIFO_NOT_FULL 0x01
461 #define MCP251863_TX_FIFO_HALF_FULL 0x02
462 #define MCP251863_TX_FIFO_EMPTY 0x04
463 #define MCP251863_TX_FIFO_ATTEMPTS_EXHAUSTED 0x10
464 #define MCP251863_TX_FIFO_ERROR 0x20
465 #define MCP251863_TX_FIFO_ARBITRATION_LOST 0x40
466 #define MCP251863_TX_FIFO_ABORTED 0x80
467 #define MCP251863_TX_FIFO_TRANSMITTING 0x100
473 #define MCP251863_TEF_FIFO_EMPTY 0
474 #define MCP251863_TEF_FIFO_STATUS_MASK 0x0F
475 #define MCP251863_TEF_FIFO_NOT_EMPTY 0x01
476 #define MCP251863_TEF_FIFO_HALF_FULL 0x02
477 #define MCP251863_TEF_FIFO_FULL 0x04
478 #define MCP251863_TEF_FIFO_OVERFLOW 0x08
484 #define MCP251863_TX_FIFO_NO_EVENT 0
485 #define MCP251863_TX_FIFO_ALL_EVENTS 0x17
486 #define MCP251863_TX_FIFO_NOT_FULL_EVENT 0x01
487 #define MCP251863_TX_FIFO_HALF_FULL_EVENT 0x02
488 #define MCP251863_TX_FIFO_EMPTY_EVENT 0x04
489 #define MCP251863_TX_FIFO_ATTEMPTS_EXHAUSTED_EVENT 0x10
491 #define MCP251863_RX_FIFO_NO_EVENT 0
492 #define MCP251863_RX_FIFO_ALL_EVENTS 0x0F
493 #define MCP251863_RX_FIFO_NOT_EMPTY_EVENT 0x01
494 #define MCP251863_RX_FIFO_HALF_FULL_EVENT 0x02
495 #define MCP251863_RX_FIFO_FULL_EVENT 0x04
496 #define MCP251863_RX_FIFO_OVERFLOW_EVENT 0x08
498 #define MCP251863_TEF_FIFO_NO_EVENT 0
499 #define MCP251863_TEF_FIFO_ALL_EVENTS 0x0F
500 #define MCP251863_TEF_FIFO_NOT_EMPTY_EVENT 0x01
501 #define MCP251863_TEF_FIFO_HALF_FULL_EVENT 0x02
502 #define MCP251863_TEF_FIFO_FULL_EVENT 0x04
503 #define MCP251863_TEF_FIFO_OVERFLOW_EVENT 0x08
505 #define MCP251863_NO_EVENT 0
506 #define MCP251863_ALL_EVENTS 0xFF1F
507 #define MCP251863_TX_EVENT 0x0001
508 #define MCP251863_RX_EVENT 0x0002
509 #define MCP251863_TIME_BASE_COUNTER_EVENT 0x0004
510 #define MCP251863_OPERATION_MODE_CHANGE_EVENT 0x0008
511 #define MCP251863_TEF_EVENT 0x0010
513 #define MCP251863_RAM_ECC_EVENT 0x0100
514 #define MCP251863_SPI_CRC_EVENT 0x0200
515 #define MCP251863_TX_ATTEMPTS_EVENT 0x0400
516 #define MCP251863_RX_OVERFLOW_EVENT 0x0800
517 #define MCP251863_SYSTEM_ERROR_EVENT 0x1000
518 #define MCP251863_BUS_ERROR_EVENT 0x2000
519 #define MCP251863_BUS_WAKEUP_EVENT 0x4000
520 #define MCP251863_RX_INVALID_MESSAGE_EVENT 0x8000
522 #define MCP251863_500K_1M 0
523 #define MCP251863_500K_2M 1
524 #define MCP251863_500K_3M 2
525 #define MCP251863_500K_4M 3
526 #define MCP251863_500K_5M 4
527 #define MCP251863_500K_6M7 5
528 #define MCP251863_500K_8M 6
529 #define MCP251863_500K_10M 7
530 #define MCP251863_250K_500K 8
531 #define MCP251863_250K_833K 9
532 #define MCP251863_250K_1M 10
533 #define MCP251863_250K_1M5 11
534 #define MCP251863_250K_2M 12
535 #define MCP251863_250K_3M 13
536 #define MCP251863_250K_4M 14
537 #define MCP251863_1000K_4M 15
538 #define MCP251863_1000K_8M 16
539 #define MCP251863_125K_500K 17
541 #define MCP251863_NBT_125K 0
542 #define MCP251863_NBT_250K 1
543 #define MCP251863_NBT_500K 2
544 #define MCP251863_NBT_1M 3
546 #define MCP251863_DBT_500K 0
547 #define MCP251863_DBT_833K 1
548 #define MCP251863_DBT_1M 2
549 #define MCP251863_DBT_1M5 3
550 #define MCP251863_DBT_2M 4
551 #define MCP251863_DBT_3M 5
552 #define MCP251863_DBT_4M 6
553 #define MCP251863_DBT_5M 7
554 #define MCP251863_DBT_6M7 8
555 #define MCP251863_DBT_8M 9
556 #define MCP251863_DBT_10M 10
558 #define MCP251863_SSP_MODE_OFF 0
559 #define MCP251863_SSP_MODE_MANUAL 1
560 #define MCP251863_SSP_MODE_AUTO 2
562 #define MCP251863_ERROR_FREE_STATE 0
563 #define MCP251863_ERROR_ALL 0x3F
564 #define MCP251863_TX_RX_WARNING_STATE 0x01
565 #define MCP251863_RX_WARNING_STATE 0x02
566 #define MCP251863_TX_WARNING_STATE 0x04
567 #define MCP251863_RX_BUS_PASSIVE_STATE 0x08
568 #define MCP251863_TX_BUS_PASSIVE_STATE 0x10
569 #define MCP251863_TX_BUS_OFF_STATE 0x20
571 #define MCP251863_TS_SOF 0x00
572 #define MCP251863_TS_EOF 0x01
573 #define MCP251863_TS_RES 0x02
575 #define MCP2518_ECC_NO_EVENT 0x00
576 #define MCP2518_ECC_ALL_EVENTS 0x06
577 #define MCP2518_ECC_SEC_EVENT 0x02
578 #define MCP2518_ECC_DED_EVENT 0x04
580 #define MCP251863_CRC_NO_EVENT 0x00
581 #define MCP251863_CRC_ALL_EVENTS 0x03
582 #define MCP251863_CRC_CRCERR_EVENT 0x01
583 #define MCP251863_CRC_FORMERR_EVENT 0x02
589 #define MCP251863_PIN_0 0
590 #define MCP251863_PIN_1 1
592 #define MCP251863_PINMODE_INT 0
593 #define MCP251863_PINMODE_GPIO 1
595 #define MCP251863_PINOUT 0
596 #define MCP251863_PININ 1
598 #define MCP251863_PINLOW 0
599 #define MCP251863_PINHIGH 1
601 #define MCP251863_PUSHPULL 0
602 #define MCP251863_OPENDRAIN 1
604 #define MCP251863_CLKO_CLOCK 0
605 #define MCP251863_CLKO_SOF 1
611 #define MCP251863_TXREQ_CH0 0x00000001
612 #define MCP251863_TXREQ_CH1 0x00000002
613 #define MCP251863_TXREQ_CH2 0x00000004
614 #define MCP251863_TXREQ_CH3 0x00000008
615 #define MCP251863_TXREQ_CH4 0x00000010
616 #define MCP251863_TXREQ_CH5 0x00000020
617 #define MCP251863_TXREQ_CH6 0x00000040
618 #define MCP251863_TXREQ_CH7 0x00000080
620 #define MCP251863_TXREQ_CH8 0x00000100
621 #define MCP251863_TXREQ_CH9 0x00000200
622 #define MCP251863_TXREQ_CH10 0x00000400
623 #define MCP251863_TXREQ_CH11 0x00000800
624 #define MCP251863_TXREQ_CH12 0x00001000
625 #define MCP251863_TXREQ_CH13 0x00002000
626 #define MCP251863_TXREQ_CH14 0x00004000
627 #define MCP251863_TXREQ_CH15 0x00008000
629 #define MCP251863_TXREQ_CH16 0x00010000
630 #define MCP251863_TXREQ_CH17 0x00020000
631 #define MCP251863_TXREQ_CH18 0x00040000
632 #define MCP251863_TXREQ_CH19 0x00080000
633 #define MCP251863_TXREQ_CH20 0x00100000
634 #define MCP251863_TXREQ_CH21 0x00200000
635 #define MCP251863_TXREQ_CH22 0x00400000
636 #define MCP251863_TXREQ_CH23 0x00800000
638 #define MCP251863_TXREQ_CH24 0x01000000
639 #define MCP251863_TXREQ_CH25 0x02000000
640 #define MCP251863_TXREQ_CH26 0x04000000
641 #define MCP251863_TXREQ_CH27 0x08000000
642 #define MCP251863_TXREQ_CH28 0x10000000
643 #define MCP251863_TXREQ_CH29 0x20000000
644 #define MCP251863_TXREQ_CH30 0x40000000
645 #define MCP251863_TXREQ_CH31 0x80000000
651 #define MCP251863_ICODE_FIFO_CH0 0
652 #define MCP251863_ICODE_FIFO_CH1 1
653 #define MCP251863_ICODE_FIFO_CH2 2
654 #define MCP251863_ICODE_FIFO_CH3 3
655 #define MCP251863_ICODE_FIFO_CH4 4
656 #define MCP251863_ICODE_FIFO_CH5 5
657 #define MCP251863_ICODE_FIFO_CH6 6
658 #define MCP251863_ICODE_FIFO_CH7 7
660 #ifdef MCP251863_FIFO_08TO15_IMPLEMENTED
661 #define MCP251863_ICODE_FIFO_CH8 8
662 #define MCP251863_ICODE_FIFO_CH9 9
663 #define MCP251863_ICODE_FIFO_CH10 10
664 #define MCP251863_ICODE_FIFO_CH11 11
665 #define MCP251863_ICODE_FIFO_CH12 12
666 #define MCP251863_ICODE_FIFO_CH13 13
667 #define MCP251863_ICODE_FIFO_CH14 14
668 #define MCP251863_ICODE_FIFO_CH15 15
671 #ifdef MCP251863_FIFO_16TO31_IMPLEMENTED
672 #define MCP251863_ICODE_FIFO_CH16 16
673 #define MCP251863_ICODE_FIFO_CH17 17
674 #define MCP251863_ICODE_FIFO_CH18 18
675 #define MCP251863_ICODE_FIFO_CH19 19
676 #define MCP251863_ICODE_FIFO_CH20 20
677 #define MCP251863_ICODE_FIFO_CH21 21
678 #define MCP251863_ICODE_FIFO_CH22 22
679 #define MCP251863_ICODE_FIFO_CH23 23
680 #define MCP251863_ICODE_FIFO_CH24 24
681 #define MCP251863_ICODE_FIFO_CH25 25
682 #define MCP251863_ICODE_FIFO_CH26 26
683 #define MCP251863_ICODE_FIFO_CH27 27
684 #define MCP251863_ICODE_FIFO_CH28 28
685 #define MCP251863_ICODE_FIFO_CH29 29
686 #define MCP251863_ICODE_FIFO_CH30 30
687 #define MCP251863_ICODE_FIFO_CH31 31
690 #define MCP251863_ICODE_TOTAL_CHANNELS 32
691 #define MCP251863_ICODE_NO_INT 64
692 #define MCP251863_ICODE_CERRIF 65
693 #define MCP251863_ICODE_WAKIF 66
694 #define MCP251863_ICODE_RXOVIF 67
695 #define MCP251863_ICODE_ADDRERR_SERRIF 68
696 #define MCP251863_ICODE_MABOV_SERRIF 69
697 #define MCP251863_ICODE_TBCIF 70
698 #define MCP251863_ICODE_MODIF 71
699 #define MCP251863_ICODE_IVMIF 72
700 #define MCP251863_ICODE_TEFIF 73
701 #define MCP251863_ICODE_TXATIF 74
702 #define MCP251863_ICODE_RESERVED 75
708 #define MCP251863_RXCODE_FIFO_CH0 0
709 #define MCP251863_RXCODE_FIFO_CH1 1
710 #define MCP251863_RXCODE_FIFO_CH2 2
711 #define MCP251863_RXCODE_FIFO_CH3 3
712 #define MCP251863_RXCODE_FIFO_CH4 4
713 #define MCP251863_RXCODE_FIFO_CH5 5
714 #define MCP251863_RXCODE_FIFO_CH6 6
715 #define MCP251863_RXCODE_FIFO_CH7 7
717 #ifdef MCP251863_FIFO_08TO15_IMPLEMENTED
718 #define MCP251863_RXCODE_FIFO_CH8 8
719 #define MCP251863_RXCODE_FIFO_CH9 9
720 #define MCP251863_RXCODE_FIFO_CH10 10
721 #define MCP251863_RXCODE_FIFO_CH11 11
722 #define MCP251863_RXCODE_FIFO_CH12 12
723 #define MCP251863_RXCODE_FIFO_CH13 13
724 #define MCP251863_RXCODE_FIFO_CH14 14
725 #define MCP251863_RXCODE_FIFO_CH15 15
728 #ifdef MCP251863_FIFO_16TO31_IMPLEMENTED
729 #define MCP251863_RXCODE_FIFO_CH16 16
730 #define MCP251863_RXCODE_FIFO_CH17 17
731 #define MCP251863_RXCODE_FIFO_CH18 18
732 #define MCP251863_RXCODE_FIFO_CH19 19
733 #define MCP251863_RXCODE_FIFO_CH20 20
734 #define MCP251863_RXCODE_FIFO_CH21 21
735 #define MCP251863_RXCODE_FIFO_CH22 22
736 #define MCP251863_RXCODE_FIFO_CH23 23
737 #define MCP251863_RXCODE_FIFO_CH24 24
738 #define MCP251863_RXCODE_FIFO_CH25 25
739 #define MCP251863_RXCODE_FIFO_CH26 26
740 #define MCP251863_RXCODE_FIFO_CH27 27
741 #define MCP251863_RXCODE_FIFO_CH28 28
742 #define MCP251863_RXCODE_FIFO_CH29 29
743 #define MCP251863_RXCODE_FIFO_CH30 30
744 #define MCP251863_RXCODE_FIFO_CH31 31
747 #define MCP251863_RXCODE_TOTAL_CHANNELS 32
748 #define MCP251863_RXCODE_NO_INT 64
749 #define MCP251863_RXCODE_RESERVED 65
755 #define MCP251863_TXCODE_FIFO_CH0 0
756 #define MCP251863_TXCODE_FIFO_CH1 1
757 #define MCP251863_TXCODE_FIFO_CH2 2
758 #define MCP251863_TXCODE_FIFO_CH3 3
759 #define MCP251863_TXCODE_FIFO_CH4 4
760 #define MCP251863_TXCODE_FIFO_CH5 5
761 #define MCP251863_TXCODE_FIFO_CH6 6
762 #define MCP251863_TXCODE_FIFO_CH7 7
764 #ifdef MCP251863_FIFO_08TO15_IMPLEMENTED
765 #define MCP251863_TXCODE_FIFO_CH8 8
766 #define MCP251863_TXCODE_FIFO_CH9 9
767 #define MCP251863_TXCODE_FIFO_CH10 10
768 #define MCP251863_TXCODE_FIFO_CH11 11
769 #define MCP251863_TXCODE_FIFO_CH12 12
770 #define MCP251863_TXCODE_FIFO_CH13 13
771 #define MCP251863_TXCODE_FIFO_CH14 14
772 #define MCP251863_TXCODE_FIFO_CH15 15
775 #ifdef MCP251863_FIFO_16TO31_IMPLEMENTED
776 #define MCP251863_TXCODE_FIFO_CH16 16
777 #define MCP251863_TXCODE_FIFO_CH17 17
778 #define MCP251863_TXCODE_FIFO_CH18 18
779 #define MCP251863_TXCODE_FIFO_CH19 19
780 #define MCP251863_TXCODE_FIFO_CH20 20
781 #define MCP251863_TXCODE_FIFO_CH21 21
782 #define MCP251863_TXCODE_FIFO_CH22 22
783 #define MCP251863_TXCODE_FIFO_CH23 23
784 #define MCP251863_TXCODE_FIFO_CH24 24
785 #define MCP251863_TXCODE_FIFO_CH25 25
786 #define MCP251863_TXCODE_FIFO_CH26 26
787 #define MCP251863_TXCODE_FIFO_CH27 27
788 #define MCP251863_TXCODE_FIFO_CH28 28
789 #define MCP251863_TXCODE_FIFO_CH29 29
790 #define MCP251863_TXCODE_FIFO_CH30 30
791 #define MCP251863_TXCODE_FIFO_CH31 31
794 #define MCP251863_TXCODE_TOTAL_CHANNELS 32
795 #define MCP251863_TXCODE_NO_INT 64
796 #define MCP251863_TXCODE_RESERVED 65
802 #define MCP251863_SYSCLK_40M 0
803 #define MCP251863_SYSCLK_20M 1
804 #define MCP251863_SYSCLK_10M 2
810 #define MCP251863_CLKO_DIV1 0
811 #define MCP251863_CLKO_DIV2 1
812 #define MCP251863_CLKO_DIV4 2
813 #define MCP251863_CLKO_DIV10 3
815 #define N_MCP251863_FIFO_REGS ( MCP251863_FIFO_TOTAL_CHANNELS * MCP251863_FIFO_OFFSET )
816 #define N_MCP251863_FILT_CTRL_REGS ( MCP251863_FILT_TOTAL / 4 )
817 #define N_MCP251863_FILT_OBJ_REGS ( MCP251863_FILT_TOTAL * MCP251863_FILTER_OFFSET )
827 #define MCP251863_SET_DATA_SAMPLE_EDGE SET_SPI_DATA_SAMPLE_EDGE
828 #define MCP251863_SET_DATA_SAMPLE_MIDDLE SET_SPI_DATA_SAMPLE_MIDDLE
846 #define MCP251863_MAP_MIKROBUS( cfg, mikrobus ) \
847 cfg.miso = MIKROBUS( mikrobus, MIKROBUS_MISO ); \
848 cfg.mosi = MIKROBUS( mikrobus, MIKROBUS_MOSI ); \
849 cfg.sck = MIKROBUS( mikrobus, MIKROBUS_SCK ); \
850 cfg.cs = MIKROBUS( mikrobus, MIKROBUS_CS ); \
851 cfg.stby = MIKROBUS( mikrobus, MIKROBUS_AN ); \
852 cfg.clk = MIKROBUS( mikrobus, MIKROBUS_PWM ); \
853 cfg.int_pin = MIKROBUS( mikrobus, MIKROBUS_INT )
1182 uint32_t unimplemented1 : 1;
1184 uint32_t unimplemented2 : 1;
1186 uint32_t tx_enable : 1;
1189 uint32_t freset : 1;
1190 uint32_t unimplemented3 : 5;
1193 uint32_t unimplemented4 : 1;
1194 uint32_t fifo_size : 5;
1195 uint32_t pay_load_size : 3;
1666 uint32_t unimplemented1 : 1;
1671 uint32_t fifo_index : 5;
1672 uint32_t unimplemented2 : 19;
3744 #endif // MCP251863_H
uint32_t spi_speed
Definition: mcp251863.h:1912
uint32_t unimplemented1
Definition: mcp251863.h:1404
uint32_t freset
Definition: mcp251863.h:1116
MCP251863 Click Transmit Event FIFO Control Register.
Definition: mcp251863.h:1134
uint32_t meid
Definition: mcp251863.h:1043
err_t mcp251863_read_word(mcp251863_t *ctx, uint16_t address, uint32_t *data_out)
SPI Read Word.
uint32_t rx_over_flow_if
Definition: mcp251863.h:1656
err_t mcp251863_write_half_word(mcp251863_t *ctx, uint16_t address, uint16_t data_in)
SPI Write Half Word.
uint8_t n_rec
Definition: mcp251863.h:1761
err_t mcp251863_transmit_channel_event_attempt_clear(mcp251863_t *ctx, uint8_t channel)
Transmit FIFO Event Clear.
err_t mcp251863_transmit_request_get(mcp251863_t *ctx, uint32_t *tx_req)
Get TXREQ register.
MCP251863 Click Interrupt Vector Register.
Definition: mcp251863.h:1516
uint32_t esi_in_gateway_mode
Definition: mcp251863.h:1086
mcp251863_rx_msg_obj_ctl_t ctrl
Definition: mcp251863.h:986
uint32_t tx_not_full_if
Definition: mcp251863.h:1663
mcp251863_msg_time_stamp_t time_stamp
Definition: mcp251863.h:987
uint32_t unimplemented3
Definition: mcp251863.h:1230
uint32_t unimplemented4
Definition: mcp251863.h:1146
uint32_t unimplemented3
Definition: mcp251863.h:1272
uint32_t fdf
Definition: mcp251863.h:937
uint32_t tx_attempts
Definition: mcp251863.h:1119
pin_name_t sck
Definition: mcp251863.h:1903
err_t mcp251863_bit_time_configure_data_10_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Data bit time for 10MHz system clock.
uint32_t error_address
Definition: mcp251863.h:1710
uint32_t d_form_error
Definition: mcp251863.h:1820
uint32_t ivmie
Definition: mcp251863.h:1495
uint32_t swj
Definition: mcp251863.h:1403
MCP251863 Click FIFO Control Register.
Definition: mcp251863.h:1160
uint32_t unimplemented2
Definition: mcp251863.h:1486
MCP251863 Click configuration object.
Definition: mcp251863.h:1899
uint32_t wake_up_filter_time
Definition: mcp251863.h:1081
err_t mcp251863_ecc_event_enable(mcp251863_t *ctx, uint8_t flags)
ECC Event Enable.
uint32_t dedie
Definition: mcp251863.h:1299
uint32_t unimplemented1
Definition: mcp251863.h:1423
uint32_t n_ack_error
Definition: mcp251863.h:1811
uint32_t n_stuff_err
Definition: mcp251863.h:1740
err_t mcp251863_ecc_enable(mcp251863_t *ctx)
Enable ECC.
uint32_t unimplemented2
Definition: mcp251863.h:1142
uint32_t unimplemented2
Definition: mcp251863.h:1302
uint32_t brp
Definition: mcp251863.h:1428
MCP251863 Click CAN Receive Channel Configure.
Definition: mcp251863.h:1362
err_t mcp251863_gpio_transmit_pin_open_drain_configure(mcp251863_t *ctx, uint8_t mode)
Configure Open Drain TXCAN.
err_t mcp251863_oscillator_status_get(mcp251863_t *ctx, mcp251863_osc_sta_t *status)
Get Oscillator Status.
err_t mcp251863_bit_time_configure_data_40_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Data bit time for 40MHz system clock.
err_t mcp251863_receive_channel_update(mcp251863_t *ctx, uint8_t channel)
Receive FIFO Update.
err_t mcp251863_transmit_channel_abort(mcp251863_t *ctx, uint8_t channel)
Abort transmission of single FIFO.
uint32_t tx_enable
Definition: mcp251863.h:1169
mcp251863_msg_obj_id_t id
Definition: mcp251863.h:951
uint32_t tefhfie
Definition: mcp251863.h:1137
err_t mcp251863_transmit_channel_event_get(mcp251863_t *ctx, uint8_t channel, uint8_t *flags)
Transmit FIFO Event Get.
uint32_t d_crc_err
Definition: mcp251863.h:1749
err_t mcp251863_device_net_filter_count_set(mcp251863_t *ctx, uint8_t dnfc)
Set Device Net Filter Count.
uint32_t tx_error_state_warning
Definition: mcp251863.h:1594
uint32_t RXOVIF
Definition: mcp251863.h:1548
MCP251863 Click Transmit/Receive Error Count Register.
Definition: mcp251863.h:1588
uint32_t wake_up_filter_enable
Definition: mcp251863.h:867
err_t mcp251863_oscillator_enable(mcp251863_t *ctx)
Enable oscillator to wake-up from sleep.
uint32_t esi
Definition: mcp251863.h:1823
err_t mcp251863_transmit_channel_flush(mcp251863_t *ctx, uint8_t channel)
TX Channel Flush.
MCP251863 Click Mask Object Register.
Definition: mcp251863.h:1055
uint32_t swj
Definition: mcp251863.h:1422
void mcp251863_oscillator_control_object_reset(mcp251863_div_ctl_t *ctrl)
Reset Oscillator Control.
MCP251863 Click Oscillator Control.
Definition: mcp251863.h:1248
uint32_t tx_error_state_passive
Definition: mcp251863.h:1596
uint32_t seq
Definition: mcp251863.h:939
uint32_t system_error_to_listen_only
Definition: mcp251863.h:1323
mcp251863_bus_error_count_t error_count
Definition: mcp251863.h:1775
uint32_t tx_empty_ie
Definition: mcp251863.h:1181
uint32_t system_error_to_listen_only
Definition: mcp251863.h:1087
uint32_t unimplemented2
Definition: mcp251863.h:1709
uint32_t sclk_ready
Definition: mcp251863.h:1726
uint16_t mcp251863_calculate_crc16(uint8_t *data_pointer, uint16_t size)
Calculate CRC16.
err_t mcp251863_module_event_icode_get(mcp251863_t *ctx, uint8_t *icode)
Get ICODE.
uint32_t rx_half_full_ie
Definition: mcp251863.h:1163
MCP251863 Click CAN Transmit Channel Configure.
Definition: mcp251863.h:1335
uint32_t unimplemented2
Definition: mcp251863.h:1692
uint32_t clk_out_divide
Definition: mcp251863.h:1252
uint32_t sof_output_enable
Definition: mcp251863.h:1281
uint32_t fdf
Definition: mcp251863.h:970
MCP251863 Click Time Stamp Configuration Register.
Definition: mcp251863.h:1462
uint32_t unimplemented1
Definition: mcp251863.h:1210
err_t mcp251863_ecc_error_address_get(mcp251863_t *ctx, uint16_t *address)
Get ECC Error Address.
uint32_t tseg2
Definition: mcp251863.h:1405
uint32_t fifo_index
Definition: mcp251863.h:1638
uint32_t unimplemented2
Definition: mcp251863.h:974
uint32_t pll_enable
Definition: mcp251863.h:1224
uint32_t unimplemented1
Definition: mcp251863.h:1519
uint32_t ecc_en
Definition: mcp251863.h:1297
uint32_t restrict_re_tx_attempts
Definition: mcp251863.h:1085
err_t mcp251863_module_event_tx_code_get(mcp251863_t *ctx, uint8_t *tx_code)
Get TX Code.
uint32_t n_bit0_err
Definition: mcp251863.h:1736
uint32_t wake_up_filter_enable
Definition: mcp251863.h:1080
uint32_t word
Definition: mcp251863.h:1578
uint8_t tx_flags
Definition: mcp251863.h:1852
uint32_t unimplemented1
Definition: mcp251863.h:1378
MCP251863 Click Data Bit Time Configuration Register.
Definition: mcp251863.h:1420
uint8_t rx_pay_load_size
Definition: mcp251863.h:891
uint32_t osc_disable
Definition: mcp251863.h:1250
uint16_t address
Definition: mcp251863.h:1837
err_t mcp251863_tef_status_get(mcp251863_t *ctx, uint8_t *status)
Transmit Event FIFO Status Get.
uint32_t freset
Definition: mcp251863.h:1145
err_t mcp251863_transmit_request_set(mcp251863_t *ctx, uint32_t tx_req)
Request transmissions using TXREQ register.
digital_out_t stby
Definition: mcp251863.h:1878
MCP251863 Click FIFO User Address Register.
Definition: mcp251863.h:1375
err_t mcp251863_time_stamp_enable(mcp251863_t *ctx)
Time Stamp Enable.
err_t mcp251863_transmit_channel_event_enable(mcp251863_t *ctx, uint8_t channel, uint8_t flags)
Transmit FIFO Event Enable.
MCP251863 Click CAN Mask Object ID.
Definition: mcp251863.h:1041
MCP251863 Click I/O Control Register.
Definition: mcp251863.h:1261
This file contains SPI specific macros, functions, etc.
uint32_t word
Definition: mcp251863.h:1150
uint32_t esi_in_gateway_mode
Definition: mcp251863.h:871
mcp251863_tx_msg_obj_ctl_t ctrl
Definition: mcp251863.h:1002
err_t mcp251863_read_half_word(mcp251863_t *ctx, uint16_t address, uint16_t *data_out)
SPI Read Half Word.
err_t mcp251863_bit_time_configure_nominal_10_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Nominal bit time for 10MHz system clock.
err_t mcp251863_ecc_event_disable(mcp251863_t *ctx, uint8_t flags)
ECC Event Disable.
err_t mcp251863_gpio_clock_output_configure(mcp251863_t *ctx, int8_t mode)
Configure CLKO Pin.
uint32_t filter_hit
Definition: mcp251863.h:973
MCP251863 Click Transmit Queue Control Register.
Definition: mcp251863.h:1105
uint32_t word
Definition: mcp251863.h:1304
uint8_t rec
Definition: mcp251863.h:1856
uint32_t CERRIF
Definition: mcp251863.h:1550
uint32_t txbo_err
Definition: mcp251863.h:1743
uint32_t lat0
Definition: mcp251863.h:1270
uint32_t tx_band_width_sharing
Definition: mcp251863.h:1093
mcp251863_msg_time_stamp_t time_stamp
Definition: mcp251863.h:1003
uint32_t fifo_size
Definition: mcp251863.h:1174
uint32_t word
Definition: mcp251863.h:1238
@ MCP251863_OK
Definition: mcp251863.h:1924
uint32_t uinc
Definition: mcp251863.h:1114
err_t mcp251863_transmit_band_width_sharing_set(mcp251863_t *ctx, uint8_t tx_bws)
Set Transmit Bandwidth Sharing Delay.
uint32_t rxie
Definition: mcp251863.h:1482
uint32_t tx_empty_ie
Definition: mcp251863.h:1109
err_t mcp251863_write_byte_safe(mcp251863_t *ctx, uint16_t address, uint8_t data_in)
SPI SFR Write Byte Safe.
MCP251863 Click Interrupt Configuration.
Definition: mcp251863.h:1504
uint32_t brs
Definition: mcp251863.h:969
uint32_t word
Definition: mcp251863.h:1796
uint32_t unimplemented1
Definition: mcp251863.h:1465
err_t mcp251863_transmit_channel_update(mcp251863_t *ctx, uint8_t channel, bool flush)
Transmit FIFO Update.
uint32_t esi
Definition: mcp251863.h:971
uint8_t ide
Definition: mcp251863.h:896
err_t mcp251863_filter_object_configure(mcp251863_t *ctx, uint8_t filter, mcp251863_filt_obj_id_t *id)
Filter Object Configuration.
MCP251863 Click Transmit Event FIFO Status Register.
Definition: mcp251863.h:1610
uint32_t rx_error_count
Definition: mcp251863.h:1590
uint32_t TBCIF
Definition: mcp251863.h:1540
spi_master_t spi
Definition: mcp251863.h:1885
MCP251863 Click ECC Status Register.
Definition: mcp251863.h:1704
err_t mcp251863_time_stamp_disable(mcp251863_t *ctx)
Time Stamp Disable.
uint32_t tx_attempt_ie
Definition: mcp251863.h:1183
err_t mcp251863_error_count_transmit_get(mcp251863_t *ctx, uint8_t *tec)
Transmit Error Count Get.
uint32_t tseg2
Definition: mcp251863.h:1424
MCP251863 Click Oscillator Control Register.
Definition: mcp251863.h:1222
uint32_t unimplemented1
Definition: mcp251863.h:1689
MCP251863 Click Filter Control Register.
Definition: mcp251863.h:1207
uint32_t osc_disable
Definition: mcp251863.h:1226
err_t mcp251863_write_word(mcp251863_t *ctx, uint16_t address, uint32_t data_in)
SPI Write Word.
uint32_t tx_not_full_ie
Definition: mcp251863.h:1107
uint32_t sclk_divide
Definition: mcp251863.h:1228
uint32_t unimplemented2
Definition: mcp251863.h:1227
uint32_t tx_attempts
Definition: mcp251863.h:1351
uint32_t tefneie
Definition: mcp251863.h:1136
uint32_t unimplemented1
Definition: mcp251863.h:940
uint32_t n_form_error
Definition: mcp251863.h:1812
uint32_t esi
Definition: mcp251863.h:1750
uint32_t rx_error_state_warning
Definition: mcp251863.h:1593
mcp251863_rx_fifo_cfg_t rx_config
Definition: mcp251863.h:1862
uint32_t word
Definition: mcp251863.h:1124
uint32_t unimplemented3
Definition: mcp251863.h:1427
err_t mcp251863_time_stamp_set(mcp251863_t *ctx, uint32_t ts)
Time Stamp Set.
uint32_t word
Definition: mcp251863.h:1694
uint32_t word
Definition: mcp251863.h:1470
uint32_t d_bit1_error
Definition: mcp251863.h:1818
uint32_t mcp251863_msg_time_stamp_t
MCP251863 Click CAN Message Time Stamp.
Definition: mcp251863.h:912
err_t mcp251863_transmit_channel_index_get(mcp251863_t *ctx, uint8_t channel, uint8_t *idx)
Transmit FIFO Index Get.
mcp251863_mask_obj_t m_obj
Definition: mcp251863.h:1866
err_t mcp251863_transmit_event_get(mcp251863_t *ctx, uint32_t *txif)
Get pending interrupts of all transmit FIFOs.
uint32_t d_net_filter_count
Definition: mcp251863.h:1076
uint32_t restrict_re_tx_attempts
Definition: mcp251863.h:1321
uint32_t unimplemented1
Definition: mcp251863.h:1443
uint8_t mcp251863_data_bytes_to_dlc(uint8_t num)
Data bytes to DLC conversion.
void mcp251863_configure_object_reset(mcp251863_can_cfg_t *config)
Reset Configure object to reset values.
mcp251863_bus_diag_t bus_diagnostics
Definition: mcp251863.h:1867
err_t mcp251863_generic_write(mcp251863_t *ctx, uint8_t reg, uint8_t *data_in, uint8_t len)
MCP251863 data writing function.
Definition: mcp251863.h:1063
uint32_t pll_ready
Definition: mcp251863.h:1231
uint32_t unimplemented2
Definition: mcp251863.h:1659
err_t mcp251863_write_byte_array(mcp251863_t *ctx, uint16_t address, uint8_t *data_in, uint16_t n_bytes)
SPI Write Byte Array.
err_t mcp251863_bit_time_configure_data_20_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Nominal bit time for 20MHz system clock.
uint32_t sid
Definition: mcp251863.h:1016
uint32_t tx_not_full_ie
Definition: mcp251863.h:1179
uint32_t unimplemented4
Definition: mcp251863.h:1232
uint32_t clear_auto_sleep_on_match
Definition: mcp251863.h:1266
mcp251863_func_data_t func_data
Definition: mcp251863.h:1890
uint32_t n_ack_err
Definition: mcp251863.h:1738
uint32_t n_crc_error
Definition: mcp251863.h:1814
uint32_t tx_attempts
Definition: mcp251863.h:1192
uint32_t iso_crc_enable
Definition: mcp251863.h:1077
uint32_t n_tx_error_count
Definition: mcp251863.h:1792
MCP251863 Click Interrupt Flag Register.
Definition: mcp251863.h:1561
uint8_t * rxd
Definition: mcp251863.h:1838
uint32_t esi
Definition: mcp251863.h:938
uint32_t n_form_err
Definition: mcp251863.h:1739
uint32_t tx_priority
Definition: mcp251863.h:1191
uint32_t IVMIF
Definition: mcp251863.h:1552
mcp251863_msg_time_stamp_t time_stamp
Definition: mcp251863.h:953
uint32_t dlc_mismatch
Definition: mcp251863.h:1751
uint32_t time_stamp_enable
Definition: mcp251863.h:1391
mcp251863_mask_obj_id_t bf
Definition: mcp251863.h:1056
uint32_t sid11
Definition: mcp251863.h:922
uint32_t msid
Definition: mcp251863.h:1042
uint32_t unimplemented1
Definition: mcp251863.h:1742
uint32_t msid11
Definition: mcp251863.h:1044
uint32_t pay_load_size
Definition: mcp251863.h:1122
@ MCP251863_ERROR
Definition: mcp251863.h:1925
uint32_t request_op_mode
Definition: mcp251863.h:1091
uint32_t tseg1
Definition: mcp251863.h:1426
err_t mcp251863_transmit_channel_event_disable(mcp251863_t *ctx, uint8_t channel, uint8_t flags)
Transmit FIFO Event Disable.
uint32_t pay_load_size
Definition: mcp251863.h:1175
uint32_t uinc
Definition: mcp251863.h:1170
uint32_t pay_load_size
Definition: mcp251863.h:1353
uint32_t unimplemented3
Definition: mcp251863.h:1523
uint32_t d_bit1_err
Definition: mcp251863.h:1745
uint32_t unimplemented2
Definition: mcp251863.h:1445
int8_t mcp251863_receive_channel_index_get(mcp251863_t *ctx, uint8_t channel, uint8_t *idx)
Receive FIFO Index Get.
uint32_t txie
Definition: mcp251863.h:1481
uint32_t lat1
Definition: mcp251863.h:1271
uint32_t osc_ready
Definition: mcp251863.h:1233
uint16_t word
Definition: mcp251863.h:1563
uint32_t bit_rate_switch_disable
Definition: mcp251863.h:1083
uint32_t buffer_pointer
Definition: mcp251863.h:1209
uint32_t d_bit0_err
Definition: mcp251863.h:1744
err_t mcp251863_receive_channel_reset(mcp251863_t *ctx, uint8_t channel)
Receive FIFO Reset.
uint32_t fifo_size
Definition: mcp251863.h:1339
err_t mcp251863_configure(mcp251863_t *ctx, mcp251863_can_cfg_t *config)
CAN Control register configuration.
uint32_t tbcie
Definition: mcp251863.h:1483
err_t mcp251863_reset(mcp251863_t *ctx)
Reset function.
uint32_t SPICRCIF
Definition: mcp251863.h:1546
uint32_t pll_enable
Definition: mcp251863.h:1249
uint32_t exide
Definition: mcp251863.h:1019
err_t mcp251863_tef_event_overflow_clear(mcp251863_t *ctx)
Transmit Event FIFO Event Clear.
uint32_t word
Definition: mcp251863.h:1713
err_t mcp251863_read_byte_array_with_crc(mcp251863_t *ctx, bool from_ram, bool *crc_is_correct)
SPI Read Byte Array with CRC.
err_t mcp251863_bus_diagnostics_get(mcp251863_t *ctx, mcp251863_bus_diag_t *bus_diag)
Get Bus Diagnostic Registers: all data_ at once, since we want to keep them in synch.
pin_name_t cs
Definition: mcp251863.h:1904
uint32_t unimplemented2
Definition: mcp251863.h:1468
uint32_t word
Definition: mcp251863.h:1380
uint32_t tseg1
Definition: mcp251863.h:1407
uint8_t iso_crc_enable
Definition: mcp251863.h:885
uint32_t unimplemented2
Definition: mcp251863.h:1269
uint32_t tef_not_empty_if
Definition: mcp251863.h:1612
uint32_t unimplemented4
Definition: mcp251863.h:1525
uint32_t unimplemented2
Definition: mcp251863.h:1824
uint32_t unimplemented3
Definition: mcp251863.h:1144
err_t mcp251863_transmit_message(mcp251863_t *ctx, uint8_t *data_in, uint16_t data_len)
Message Transmit function.
uint32_t rtr_enable
Definition: mcp251863.h:1336
err_t mcp251863_tef_configure(mcp251863_t *ctx, mcp251863_tef_cfg_t *config)
Configure Transmit Event FIFO.
uint32_t spicrcie
Definition: mcp251863.h:1489
uint32_t unimplemented1
Definition: mcp251863.h:1166
uint32_t enable
Definition: mcp251863.h:1211
uint32_t unimplemented1
Definition: mcp251863.h:1020
MCP251863 Click CAN TEF Message Object.
Definition: mcp251863.h:999
err_t mcp251863_filter_mask_configure(mcp251863_t *ctx, uint8_t filter, mcp251863_mask_obj_id_t *mask)
Filter Mask Configuration.
uint32_t tdc_offset
Definition: mcp251863.h:1444
uint32_t eccie
Definition: mcp251863.h:1488
uint32_t unimplemented2
Definition: mcp251863.h:1110
uint8_t remote_frame_req
Definition: mcp251863.h:897
uint32_t osc_ready
Definition: mcp251863.h:1725
uint32_t txbo_error
Definition: mcp251863.h:1816
uint32_t sclk_divide
Definition: mcp251863.h:1251
uint32_t tx_attempt_if
Definition: mcp251863.h:1667
uint32_t clk_out_divide
Definition: mcp251863.h:1229
uint32_t word
Definition: mcp251863.h:1065
err_t mcp251863_gpio_mode_configure(mcp251863_t *ctx, uint8_t gpio0, uint8_t gpio1)
Initialize GPIO Mode.
uint32_t unimplemented4
Definition: mcp251863.h:1173
uint32_t pin_mode1
Definition: mcp251863.h:1278
digital_in_t int_pin
Definition: mcp251863.h:1882
uint32_t eid
Definition: mcp251863.h:921
err_t mcp251863_gpio_pin_read(mcp251863_t *ctx, uint8_t pos, uint8_t *state)
Input Pin Read.
uint32_t wake_up_filter_time
Definition: mcp251863.h:868
uint32_t eid
Definition: mcp251863.h:1017
MCP251863 Click Transmit Queue Status Register.
Definition: mcp251863.h:1628
void mcp251863_transmit_queue_configure_object_reset(mcp251863_tx_que_cfg_t *config)
Reset Transmit Queue Configure object to reset values.
MCP251863 Click CAN Message Object ID.
Definition: mcp251863.h:919
uint32_t sid11_enable
Definition: mcp251863.h:1448
uint32_t gpio0
Definition: mcp251863.h:1274
uint32_t mcp251863_dlc_to_data_bytes(uint8_t dlc)
DLC to number of actual data_bytes conversion.
uint32_t esi_in_gateway_mode
Definition: mcp251863.h:1322
uint32_t unimplemented1
Definition: mcp251863.h:1657
uint32_t unimplemented1
Definition: mcp251863.h:923
uint32_t fifo_size
Definition: mcp251863.h:1364
MCP251863 Click CAN Configure.
Definition: mcp251863.h:863
err_t mcp251863_receive_channel_event_enable(mcp251863_t *ctx, uint8_t channel, uint8_t flags)
Receive FIFO Event Enable.
uint32_t system_error_to_listen_only
Definition: mcp251863.h:872
err_t mcp251863_receive_message_get(mcp251863_t *ctx, uint8_t channel, mcp251863_rx_msg_obj_t *rx_obj)
Get Received Message.
uint32_t unimplemented4
Definition: mcp251863.h:1276
uint32_t fifo_size
Definition: mcp251863.h:1121
err_t mcp251863_tef_reset(mcp251863_t *ctx)
Transmit Event FIFO Reset.
err_t mcp251863_transmit_abort_all(mcp251863_t *ctx)
Abort All transmissions.
uint32_t icode
Definition: mcp251863.h:1518
err_t mcp251863_time_stamp_get(mcp251863_t *ctx, uint32_t *time_stamp)
Time Stamp Get.
mcp251863_can_cfg_t config
Definition: mcp251863.h:1860
uint32_t word
Definition: mcp251863.h:1031
uint32_t wake_up_filter_enable
Definition: mcp251863.h:1318
MCP251863 Click Interrupt Flags.
Definition: mcp251863.h:1537
uint32_t d_form_err
Definition: mcp251863.h:1747
MCP251863 Click Interrupt Enables.
Definition: mcp251863.h:1480
MCP251863 Click CAN TX Message Object Control.
Definition: mcp251863.h:932
uint32_t word
Definition: mcp251863.h:1600
err_t mcp251863_read_word_array(mcp251863_t *ctx, uint16_t address, uint32_t *data_out, uint16_t n_words)
SPI Read Word Array.
MCP251863 Click Oscillator Status.
Definition: mcp251863.h:1723
mcp251863_rx_msg_obj_t rx_obj
Definition: mcp251863.h:1864
uint32_t txq_enable
Definition: mcp251863.h:1325
MCP251863 Click CAN Transmit Queue Configure.
Definition: mcp251863.h:1349
uint32_t tefie
Definition: mcp251863.h:1485
mcp251863_tx_msg_obj_t tx_obj
Definition: mcp251863.h:1863
void mcp251863_receive_channel_configure_object_reset(mcp251863_rx_fifo_cfg_t *config)
Reset Receive Channel Configure object to reset value.
uint32_t unimplemented3
Definition: mcp251863.h:1112
uint32_t brs
Definition: mcp251863.h:936
err_t mcp251863_transmit_channel_status_get(mcp251863_t *ctx, uint8_t channel, uint16_t *status)
Transmit Channel Status Get.
uint32_t RXIF
Definition: mcp251863.h:1539
err_t mcp251863_fifo_index_get(mcp251863_t *ctx, uint8_t channel, uint8_t *data_out)
FIFO Index Get.
pin_name_t stby
Definition: mcp251863.h:1907
uint32_t filter_hit
Definition: mcp251863.h:1520
MCP251863 Click CAN Message Configuration.
Definition: mcp251863.h:884
uint32_t ide
Definition: mcp251863.h:934
void mcp251863_transmit_channel_configure_object_reset(mcp251863_tx_fifo_cfg_t *config)
Reset Transmit Channel Configure object to reset values.
uint32_t txd_num_bytes
Definition: mcp251863.h:1841
err_t mcp251863_gpio_direction_configure(mcp251863_t *ctx, uint8_t gpio0, uint8_t gpio1)
Initialize GPIO Direction.
uint32_t fifo_size
Definition: mcp251863.h:1147
void mcp251863_cfg_setup(mcp251863_cfg_t *cfg)
MCP251863 configuration object setup function.
err_t mcp251863_filter_enable(mcp251863_t *ctx, uint8_t filter)
Filter Enable.
err_t mcp251863_ecc_parity_set(mcp251863_t *ctx, uint8_t parity)
Set ECC Parity.
uint32_t iso_crc_enable
Definition: mcp251863.h:865
uint32_t mide
Definition: mcp251863.h:1045
uint32_t tx_error_count
Definition: mcp251863.h:1591
uint32_t rxovie
Definition: mcp251863.h:1491
uint32_t unimplemented1
Definition: mcp251863.h:1631
err_t mcp251863_default_cfg(mcp251863_t *ctx)
MCP251863 default configuration function.
MCP251863 Click Transmitter Delay Compensation Register.
Definition: mcp251863.h:1440
MCP251863 Click CAN Filter Object ID.
Definition: mcp251863.h:1015
uint32_t unimplemented3
Definition: mcp251863.h:1639
uint32_t wakie
Definition: mcp251863.h:1494
uint8_t store_in_tef
Definition: mcp251863.h:886
uint32_t ECCIF
Definition: mcp251863.h:1545
uint32_t tef_ov_if
Definition: mcp251863.h:1615
uint32_t txq_enable
Definition: mcp251863.h:874
uint32_t unimplemented2
Definition: mcp251863.h:1425
uint32_t unimplemented1
Definition: mcp251863.h:1616
uint32_t d_crc_error
Definition: mcp251863.h:1822
uint32_t unimplemented3
Definition: mcp251863.h:1711
uint32_t unimplemented3
Definition: mcp251863.h:1171
err_t mcp251863_receive_message(mcp251863_t *ctx, uint8_t *data_out, uint16_t *data_len)
Message Receive function.
mcp251863_int_flags_stat_t if_stat
Definition: mcp251863.h:1575
uint32_t tx_half_full_if
Definition: mcp251863.h:1664
uint8_t rx_fifo_size
Definition: mcp251863.h:890
uint32_t unimplemented2
Definition: mcp251863.h:1082
MCP251863 Click Nominal Bit Time Configuration Register.
Definition: mcp251863.h:1401
uint32_t rx_full_ie
Definition: mcp251863.h:1164
err_t mcp251863_operation_mode_get(mcp251863_t *ctx)
Get Operation Mode.
MCP251863 Click CAN Configure.
Definition: mcp251863.h:1314
uint8_t n_tec
Definition: mcp251863.h:1762
mcp251863_return_value_t
MCP251863 Click return value data.
Definition: mcp251863.h:1923
uint32_t word
Definition: mcp251863.h:1641
uint32_t hvdetsel
Definition: mcp251863.h:1273
uint32_t extended_id
Definition: mcp251863.h:893
uint32_t tx_attempt_if
Definition: mcp251863.h:1634
uint32_t n_bit1_err
Definition: mcp251863.h:1737
mcp251863_msg_obj_id_t id
Definition: mcp251863.h:1001
err_t mcp251863_transmit_channel_configure(mcp251863_t *ctx, uint8_t channel, mcp251863_tx_fifo_cfg_t *config)
Configure Transmit FIFO.
uint32_t unimplemented4
Definition: mcp251863.h:1117
uint32_t unimplemented2
Definition: mcp251863.h:1406
MCP251863 Click Interrupt Register.
Definition: mcp251863.h:1573
uint32_t int_pin_open_drain
Definition: mcp251863.h:1282
err_t mcp251863_ram_init(mcp251863_t *ctx, uint8_t rx_data)
Initialize RAM.
uint32_t secif
Definition: mcp251863.h:1707
uint32_t tx_error_state_bus_off
Definition: mcp251863.h:1597
int8_t mcp251863_transmit_channel_reset(mcp251863_t *ctx, uint8_t channel)
Transmit FIFO Reset.
uint32_t tbc_prescaler
Definition: mcp251863.h:1464
uint32_t tx_code
Definition: mcp251863.h:1522
uint8_t mcp251863_id_t
MCP251863 Click Module ID.
Definition: mcp251863.h:906
uint32_t unimplemented1
Definition: mcp251863.h:1706
uint32_t rx_not_empty_if
Definition: mcp251863.h:1653
uint32_t rx_code
Definition: mcp251863.h:1524
err_t mcp251863_crc_event_get(mcp251863_t *ctx, uint8_t *flags)
CRC Event Get.
uint8_t * txd
Definition: mcp251863.h:1840
err_t mcp251863_crc_event_clear(mcp251863_t *ctx, uint8_t flags)
CRC Event Clear.
mcp251863_filt_obj_t f_obj
Definition: mcp251863.h:1865
pin_name_t chip_select
Definition: mcp251863.h:1887
uint32_t unimplemented3
Definition: mcp251863.h:1447
uint32_t word
Definition: mcp251863.h:1527
uint32_t word
Definition: mcp251863.h:1095
pin_name_t int_pin
Definition: mcp251863.h:1909
uint32_t unimplemented2
Definition: mcp251863.h:1633
uint32_t tx_error
Definition: mcp251863.h:1668
uint32_t tef_half_full_if
Definition: mcp251863.h:1613
uint32_t d_stuff_error
Definition: mcp251863.h:1821
uint32_t WAKIF
Definition: mcp251863.h:1551
err_t mcp251863_write_word_array(mcp251863_t *ctx, uint16_t address, uint32_t *data_in, uint16_t n_words)
SPI Write Word Array.
uint8_t seq
Definition: mcp251863.h:898
err_t mcp251863_time_stamp_mode_configure(mcp251863_t *ctx, uint8_t mode)
Time Stamp Mode Configure.
void mcp251863_tef_configure_object_reset(mcp251863_tef_cfg_t *config)
Reset TefConfigure object to reset value.
MCP251863 Click CAN message configuration.
Definition: mcp251863.h:1836
uint32_t error_free_msg_count
Definition: mcp251863.h:1808
MCP251863 Click FIFO Status Register.
Definition: mcp251863.h:1651
uint32_t sid11
Definition: mcp251863.h:1018
uint32_t edge_filter_enable
Definition: mcp251863.h:1449
uint32_t tx_priority
Definition: mcp251863.h:1118
err_t mcp251863_crc_event_disable(mcp251863_t *ctx, uint8_t flags)
CRC Event Disnable.
uint8_t rx_flags
Definition: mcp251863.h:1853
uint32_t sclk_ready
Definition: mcp251863.h:1235
uint32_t rx_time_stamp_enable
Definition: mcp251863.h:1167
uint32_t SERRIF
Definition: mcp251863.h:1549
uint32_t word
Definition: mcp251863.h:1826
err_t mcp251863_transmit_event_attempt_get(mcp251863_t *ctx, uint32_t *txatif)
Get pending TXATIF of all transmit FIFOs.
uint32_t tx_aborted
Definition: mcp251863.h:1670
uint32_t txq_enable
Definition: mcp251863.h:1089
uint32_t parity
Definition: mcp251863.h:1301
uint32_t unimplemented2
Definition: mcp251863.h:1521
MCP251863 Click CAN message configuration.
Definition: mcp251863.h:1850
uint32_t tx_priority
Definition: mcp251863.h:1350
uint32_t crcerrif
Definition: mcp251863.h:1687
err_t mcp251863_bus_diagnostics_clear(mcp251863_t *ctx)
Clear Bus Diagnostic Registers.
uint32_t rtr
Definition: mcp251863.h:968
uint32_t store_in_tef
Definition: mcp251863.h:1324
uint32_t store_in_tef
Definition: mcp251863.h:1088
uint32_t time_stamp_enable
Definition: mcp251863.h:1141
uint32_t rx_not_empty_ie
Definition: mcp251863.h:1162
err_t mcp251863_bit_time_configure_nominal_40_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Nominal bit time for 40MHz system clock.
uint8_t switch_bit_rate
Definition: mcp251863.h:895
uint32_t unimplemented1
Definition: mcp251863.h:1225
uint32_t op_mode
Definition: mcp251863.h:1090
uint32_t abort_all_tx
Definition: mcp251863.h:1092
uint32_t tris1
Definition: mcp251863.h:1264
uint32_t tdc_value
Definition: mcp251863.h:1442
err_t mcp251863_operation_mode_select(mcp251863_t *ctx, uint8_t op_mode)
Select Operation Mode.
MCP251863 Click CAN Transmit Event FIFO Configure.
Definition: mcp251863.h:1390
err_t mcp251863_receive_channel_event_get(mcp251863_t *ctx, uint8_t channel, uint8_t *flags)
Receive FIFO Event Get.
uint32_t dlc
Definition: mcp251863.h:966
uint32_t tx_empty_if
Definition: mcp251863.h:1665
uint8_t tec
Definition: mcp251863.h:1855
uint32_t tef_full_if
Definition: mcp251863.h:1614
err_t mcp251863_gpio_standby_control_disable(mcp251863_t *ctx)
Disable Transceiver Standby Control.
uint32_t cerrie
Definition: mcp251863.h:1493
uint32_t word
Definition: mcp251863.h:1430
mcp251863_int_en_t ie
Definition: mcp251863.h:1576
uint32_t unimplemented6
Definition: mcp251863.h:1236
uint32_t tx_enable
Definition: mcp251863.h:1113
uint32_t unimplemented5
Definition: mcp251863.h:1279
err_t mcp251863_tef_event_get(mcp251863_t *ctx, uint8_t *flags)
Transmit Event FIFO Event Get.
uint32_t tx_empty_if
Definition: mcp251863.h:1632
uint32_t TEFIF
Definition: mcp251863.h:1542
uint32_t n_rx_error_count
Definition: mcp251863.h:1791
uint32_t unimplemented1
Definition: mcp251863.h:1140
err_t mcp251863_time_stamp_prescaler_set(mcp251863_t *ctx, uint16_t time_stamp)
Time Stamp Prescaler Set.
uint32_t word
Definition: mcp251863.h:1452
err_t mcp251863_module_event_get(mcp251863_t *ctx, uint16_t *flags)
Module Event Get.
uint32_t pay_load_size
Definition: mcp251863.h:1365
pin_name_t mosi
Definition: mcp251863.h:1902
err_t mcp251863_tef_event_enable(mcp251863_t *ctx, uint8_t flags)
Transmit Event FIFO Event Enable.
uint8_t selected_bit_time
Definition: mcp251863.h:1851
uint32_t unimplemented1
Definition: mcp251863.h:1046
uint32_t unimplemented2
Definition: mcp251863.h:1746
uint32_t tdc_mode
Definition: mcp251863.h:1446
uint32_t fifo_size
Definition: mcp251863.h:1392
uint32_t unimplemented2
Definition: mcp251863.h:1168
uint32_t gpio1
Definition: mcp251863.h:1275
uint32_t TXATIF
Definition: mcp251863.h:1547
uint32_t fifo_index
Definition: mcp251863.h:1658
uint32_t TXIF
Definition: mcp251863.h:1538
uint32_t word
Definition: mcp251863.h:1197
err_t mcp251863_generic_read(mcp251863_t *ctx, uint8_t reg, uint8_t *data_out, uint8_t len)
MCP251863 data reading function.
MCP251863 Click CAN Control Register.
Definition: mcp251863.h:1074
uint32_t time_stamp_eof
Definition: mcp251863.h:1467
uint32_t tx_request
Definition: mcp251863.h:1188
uint32_t sid
Definition: mcp251863.h:920
uint32_t unimplemented1
Definition: mcp251863.h:1265
uint32_t tx_lost_arbitration
Definition: mcp251863.h:1636
err_t mcp251863_ecc_event_get(mcp251863_t *ctx, uint8_t *flags)
ECC Event Get.
uint32_t tris0
Definition: mcp251863.h:1263
uint32_t word
Definition: mcp251863.h:1674
uint32_t tx_lost_arbitration
Definition: mcp251863.h:1669
uint8_t byte
Definition: mcp251863.h:1213
err_t mcp251863_filter_disable(mcp251863_t *ctx, uint8_t filter)
Filter Disable.
uint8_t d_tec
Definition: mcp251863.h:1764
uint32_t tx_not_full_if
Definition: mcp251863.h:1630
uint32_t modie
Definition: mcp251863.h:1484
uint8_t d_rec
Definition: mcp251863.h:1763
uint32_t d_net_filter_count
Definition: mcp251863.h:864
uint32_t rtr
Definition: mcp251863.h:935
err_t mcp251863_receive_channel_event_disable(mcp251863_t *ctx, uint8_t channel, uint8_t flags)
Receive FIFO Event Disable.
uint32_t n_crc_err
Definition: mcp251863.h:1741
uint32_t MODIF
Definition: mcp251863.h:1541
uint32_t d_net_filter_count
Definition: mcp251863.h:1315
MCP251863 Click CAN RX Message Object Control.
Definition: mcp251863.h:965
uint16_t word
Definition: mcp251863.h:1506
uint32_t xcr_stby_enable
Definition: mcp251863.h:1268
uint32_t unimplemented3
Definition: mcp251863.h:1084
err_t mcp251863_module_event_disable(mcp251863_t *ctx, uint16_t flags)
Module Event Disable.
uint32_t tx_aborted
Definition: mcp251863.h:1637
err_t mcp251863_receive_event_get(mcp251863_t *ctx, uint32_t *rxif)
Get pending interrupts of all receive FIFOs.
uint32_t wake_up_filter_time
Definition: mcp251863.h:1319
mcp251863_msg_obj_id_t id
Definition: mcp251863.h:985
uint32_t user_address
Definition: mcp251863.h:1377
err_t mcp251863_module_event_rx_code_get(mcp251863_t *ctx, uint8_t *rx_code)
Get RX Code.
uint32_t dlc
Definition: mcp251863.h:933
uint32_t unimplemented1
Definition: mcp251863.h:1300
mcp251863_filt_obj_id_t bf
Definition: mcp251863.h:1030
uint32_t n_bit1_error
Definition: mcp251863.h:1810
uint32_t protocol_expection_event_disable
Definition: mcp251863.h:866
uint32_t crc
Definition: mcp251863.h:1686
uint32_t rx_over_flow_ie
Definition: mcp251863.h:1165
uint32_t protocol_exception_event_disable
Definition: mcp251863.h:1078
uint32_t rx_full_if
Definition: mcp251863.h:1655
uint32_t ide
Definition: mcp251863.h:967
err_t mcp251863_crc_value_get(mcp251863_t *ctx, uint16_t *crc)
Get CRC Value from device.
pin_name_t clk
Definition: mcp251863.h:1908
uint32_t ferrie
Definition: mcp251863.h:1691
uint32_t pay_load_size
Definition: mcp251863.h:1340
mcp251863_int_en_t ie
Definition: mcp251863.h:1505
uint32_t tbc_enable
Definition: mcp251863.h:1466
mcp251863_tx_fifo_cfg_t tx_config
Definition: mcp251863.h:1861
uint32_t restrict_re_tx_attempts
Definition: mcp251863.h:870
spi_master_mode_t spi_mode
Definition: mcp251863.h:1913
uint32_t word
Definition: mcp251863.h:1285
MCP251863 Click context object.
Definition: mcp251863.h:1876
err_t mcp251863_gpio_pin_set(mcp251863_t *ctx, uint8_t pos, uint8_t latch)
GPIO Output Pin Set.
err_t mcp251863_receive_channel_event_overflow_clear(mcp251863_t *ctx, uint8_t channel)
Receive FIFO Event Clear.
MCP251863 Click ECC Control Register.
Definition: mcp251863.h:1295
MCP251863 Click CAN Bus Diagnostic flags.
Definition: mcp251863.h:1735
err_t mcp251863_tef_event_disable(mcp251863_t *ctx, uint8_t flags)
Transmit Event FIFO Event Disable.
uint32_t teffulie
Definition: mcp251863.h:1138
uint8_t tx_fifo_size
Definition: mcp251863.h:887
uint32_t unimplemented1
Definition: mcp251863.h:1815
err_t mcp251863_module_event_enable(mcp251863_t *ctx, uint16_t flags)
Module Event Enable.
uint32_t unimplemented5
Definition: mcp251863.h:1120
err_t mcp251863_receive_channel_configure(mcp251863_t *ctx, uint8_t channel, mcp251863_rx_fifo_cfg_t *config)
Configure Receive FIFO.
uint32_t rx_half_full_if
Definition: mcp251863.h:1654
uint32_t txatie
Definition: mcp251863.h:1490
err_t mcp251863_write_word_safe(mcp251863_t *ctx, uint16_t address, uint32_t data_in)
SPI RAM Write Word Safe.
uint32_t pll_ready
Definition: mcp251863.h:1724
uint32_t tx_half_full_ie
Definition: mcp251863.h:1180
err_t mcp251863_init(mcp251863_t *ctx, mcp251863_cfg_t *cfg)
MCP251863 initialization function.
uint32_t tx_attempts
Definition: mcp251863.h:1338
err_t mcp251863_error_count_state_get(mcp251863_t *ctx, uint8_t *tec, uint8_t *rec, uint8_t *flags)
Error Counts and Error State Get.
err_t mcp251863_tef_message_get(mcp251863_t *ctx, mcp251863_tef_msg_obj_t *tef_obj)
Get Transmit Event FIFO Message.
uint8_t op_mode
Definition: mcp251863.h:1857
err_t mcp251863_write_byte_array_with_crc(mcp251863_t *ctx, bool from_ram)
SPI Write Byte Array with CRC.
err_t mcp251863_ecc_event_clear(mcp251863_t *ctx, uint8_t flags)
ECC Event Clear.
MCP251863 Click CAN BUS DIAGNOSTICS.
Definition: mcp251863.h:1773
uint32_t tx_attempt_ie
Definition: mcp251863.h:1111
uint8_t fd_frame
Definition: mcp251863.h:894
uint32_t bit_rate_switch_disable
Definition: mcp251863.h:1320
MCP251863 Click CAN TX Message Object.
Definition: mcp251863.h:949
uint32_t unimplemented1
Definition: mcp251863.h:1108
uint32_t word
Definition: mcp251863.h:1410
MCP251863 Click CAN RX Message Object.
Definition: mcp251863.h:983
uint32_t unimplemented1
Definition: mcp251863.h:1598
uint32_t brp
Definition: mcp251863.h:1408
uint32_t unimplemented1
Definition: mcp251863.h:1543
MCP251863 Click Filter Object Register.
Definition: mcp251863.h:1029
err_t mcp251863_read_byte(mcp251863_t *ctx, uint16_t address, uint8_t *data_out)
SPI Read Byte function.
uint32_t unimplemented1
Definition: mcp251863.h:1079
err_t mcp251863_tef_update(mcp251863_t *ctx)
Transmit Event FIFO Update.
uint32_t freset
Definition: mcp251863.h:1172
uint32_t word
Definition: mcp251863.h:1057
err_t mcp251863_receive_event_overflow_get(mcp251863_t *ctx, uint32_t *rxovif)
Get pending RXOVIF of all receive FIFOs.
err_t mcp251863_crc_event_enable(mcp251863_t *ctx, uint8_t flags)
CRC Event Enable.
mcp251863_tx_msg_obj_ctl_t ctrl
Definition: mcp251863.h:952
uint32_t d_stuff_err
Definition: mcp251863.h:1748
uint32_t rx_error_state_passive
Definition: mcp251863.h:1595
uint32_t serrie
Definition: mcp251863.h:1492
err_t mcp251863_receive_channel_status_get(mcp251863_t *ctx, uint8_t channel, uint8_t *status)
Receive Channel Status Get.
MCP251863 Click CRC Regsiter.
Definition: mcp251863.h:1684
uint32_t tx_can_open_drain
Definition: mcp251863.h:1280
uint32_t store_in_tef
Definition: mcp251863.h:873
err_t mcp251863_ecc_disable(mcp251863_t *ctx)
Disable ECC.
MCP251863 Click CAN Bus Diagnostic Error Counts.
Definition: mcp251863.h:1760
uint8_t tx_pay_load_size
Definition: mcp251863.h:888
err_t mcp251863_module_event_filter_hit_get(mcp251863_t *ctx, uint8_t *filter_hit)
Get Filter Hit.
uint32_t dedif
Definition: mcp251863.h:1708
mcp251863_bus_diag_flags_t flag
Definition: mcp251863.h:1777
uint32_t tx_priority
Definition: mcp251863.h:1337
err_t mcp251863_error_state_get(mcp251863_t *ctx, uint8_t *flags)
Error State Get.
mcp251863_data_t glb_data
Definition: mcp251863.h:1889
uint32_t n_bit0_error
Definition: mcp251863.h:1809
uint32_t d_rx_error_count
Definition: mcp251863.h:1793
uint16_t n_bytes
Definition: mcp251863.h:1839
uint8_t error_flags
Definition: mcp251863.h:1854
err_t mcp251863_ecc_parity_get(mcp251863_t *ctx, uint8_t *parity)
Get ECC Parity.
uint32_t pin_mode0
Definition: mcp251863.h:1277
uint32_t tx_band_width_sharing
Definition: mcp251863.h:1326
mcp251863_int_flags_stat_t if_stat
Definition: mcp251863.h:1562
uint32_t d_ack_error
Definition: mcp251863.h:1819
err_t mcp251863_transmit_queue_configure(mcp251863_t *ctx, mcp251863_tx_que_cfg_t *config)
Configure Transmit Queue.
uint32_t unimplemented6
Definition: mcp251863.h:1283
uint32_t rtr_enable
Definition: mcp251863.h:1185
uint16_t standard_id
Definition: mcp251863.h:892
MCP251863 Click Diagnostic register 0.
Definition: mcp251863.h:1789
uint32_t iso_crc_enable
Definition: mcp251863.h:1316
uint32_t unimplemented5
Definition: mcp251863.h:1234
err_t mcp251863_filter_to_fifo_link(mcp251863_t *ctx, uint8_t filter, uint8_t channel, bool enable)
Link Filter to FIFO.
digital_in_t clk
Definition: mcp251863.h:1881
uint32_t error_state_warning
Definition: mcp251863.h:1592
uint32_t unimplemented5
Definition: mcp251863.h:1148
err_t mcp251863_oscillator_control_set(mcp251863_t *ctx, mcp251863_div_ctl_t ctrl)
Set Oscillator Control.
uint32_t word
Definition: mcp251863.h:1618
uint16_t error_free_msg_count
Definition: mcp251863.h:1776
uint32_t unimplemented4
Definition: mcp251863.h:1450
uint32_t d_bit0_error
Definition: mcp251863.h:1817
uint32_t protocol_expection_event_disable
Definition: mcp251863.h:1317
uint32_t tx_band_width_sharing
Definition: mcp251863.h:875
pin_name_t miso
Definition: mcp251863.h:1901
uint32_t tx_request
Definition: mcp251863.h:1115
MCP251863 Click Diagnostic register 1.
Definition: mcp251863.h:1806
err_t mcp251863_gpio_standby_control_enable(mcp251863_t *ctx)
Enable Transceiver Standby Control.
uint32_t unimplemented1
Definition: mcp251863.h:972
err_t mcp251863_read_byte_array(mcp251863_t *ctx, uint16_t address, uint8_t *data_out, uint16_t n_bytes)
SPI Read Byte Array.
err_t mcp251863_bit_time_configure(mcp251863_t *ctx, uint8_t bit_time, uint8_t clk)
Configure Bit Time registers (based on CAN clock speed).
uint32_t tefovie
Definition: mcp251863.h:1139
uint32_t bit_rate_switch_disable
Definition: mcp251863.h:869
uint32_t tx_error
Definition: mcp251863.h:1635
uint32_t n_stuff_error
Definition: mcp251863.h:1813
uint32_t d_tx_error_count
Definition: mcp251863.h:1794
err_t mcp251863_module_event_clear(mcp251863_t *ctx, uint16_t flags)
Module Event Clear.
spi_master_chip_select_polarity_t cs_polarity
Definition: mcp251863.h:1914
uint32_t secie
Definition: mcp251863.h:1298
uint32_t rx_time_stamp_enable
Definition: mcp251863.h:1363
uint32_t tx_id
Definition: mcp251863.h:1858
err_t mcp251863_error_count_receive_get(mcp251863_t *ctx, uint8_t *rec)
Receive Error Count Get.
err_t mcp251863_write_byte(mcp251863_t *ctx, uint16_t address, uint8_t data_in)
SPI Write Byte.
uint32_t auto_sleep_enable
Definition: mcp251863.h:1267
err_t mcp251863_gpio_interrupt_pins_open_drain_configure(mcp251863_t *ctx, uint8_t mode)
Configure Open Drain Interrupts.
uint32_t crcerrie
Definition: mcp251863.h:1690
uint32_t fifo_size
Definition: mcp251863.h:1352
uint8_t tx_priority
Definition: mcp251863.h:889
uint32_t uinc
Definition: mcp251863.h:1143
err_t mcp251863_transmit_channel_load(mcp251863_t *ctx, uint8_t channel, mcp251863_tx_msg_obj_t *tx_obj, bool flush)
TX Channel Load.
uint32_t ferrif
Definition: mcp251863.h:1688
err_t mcp251863_bit_time_configure_nominal_20_mhz(mcp251863_t *ctx, uint8_t bit_time)
Configure Nominal bit time for 20MHz system clock.